獲獎理由：
1. End-to-End Automation: COPILOT auto-generates RTL, simulation models, compiler, and debugger components from custom instruction definitions, streamlining the EDA workflow.
2. Seamless Integration: All generated components integrate directly into Andes RISC-V development environments, reducing manual effort and time-to-market.
3. ACE Framework: Empowers designers to define, simulate, and implement custom instructions with ease, bridging hardware-software co-design in EDA flows.
4. Advanced Vector Support: ACE-RVV supports vector processors with scalable hardware for various data widths and custom types, accelerating high-throughput simulations.
5. AI-Ready Extensions: Supports BF16 and 4X widening/narrowing operations, enabling efficient modeling and analysis for AI and data-intensive designs.
6. Custom RTL Simulation: ACE allows direct integration of user-defined RTL into simulation flows, enhancing flexibility for architectural exploration.
7. Floating-Point DSP Design: ACE-Scalar supports floating-point register file access, streamlining design and verification of custom DSP instructions.
8. Area-Aware Optimization: The ACE-Scalar Engine features pipeline-level optimization, balancing simulation accuracy, area efficiency, and performance.
9. Functional Safety Support: With ACE integration in D23-SE, users can design safety-compliant (ISO 26262 ASIL B/D) instructions within a unified EDA flow.
亞洲金選獎
.png)
.jpg)