AMD Spartan™ UltraScale+™ FPGAs
Candidate for:EE Awards - Edge Computing Platform
AMD Spartan™ UltraScale+™ FPGA product family is designed for cost-sensitive edge applications, providing high I/O count, outstanding power efficiency, cost-effectiveness, and state-of-the-art modern security features for a variety of I/O-intensive applications at the edge, such as embedded vision, medical, industrial networking, robotics, and video applications. It delivers the industry's highest I/O-to-logic cell ratio in FPGAs based on 28nm and lower process technologies, delivers up to 30% lower total power consumption versus the previous generation, and contains the most robust set of security features in the AMD Cost-Optimized Portfolio.
Spartan UltraScale+ FPGAs are optimized for edge computing, delivering high I/O counts and flexible interfaces which allow the FPGAs to seamlessly integrate and efficiently interface with multiple devices or systems to address the explosion of sensors and connected devices. The family offers the industry’s highest I/O to logic cell ratio of FPGAs built on 28nm and below process technology, with up to 572 I/Os and voltage support up to 3.3V, enabling any-to-any connectivity for edge sensing and control applications. The proven 16nm fabric and support for a wide array of packaging, starting as small as 10x10mm, provide high I/O density in an ultra-compact footprint. The extensive AMD FPGA portfolio also provides the scalability to start with cost-optimized FPGAs and continue through to midrange and high-end products. The octal SPI interface supports faster configuration and data transfer rates from external flash memory.
The Spartan UltraScale+ family is estimated to offer up to a 30% reduction in power compared to the 28nm Artix™ 7 family, through 16nm FinFET technology and hardened connectivity. They are the first AMD UltraScale+ FPGAs with a hardened LPDDR5 memory controller and PCIe® Gen4 x8 support, providing both power efficiency and future-ready capabilities for customers.
Malicious vote manipulation is expressly forbidden in this voting event. The organizers reserve the right to evaluate the fairness and accuracy of the voting results. AspenCore retains the authority to interpret the rules of this event.